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ABSTRACT OF THESIS
COMBINING APPROXIMATE COMPUTING AND ADIABATIC LOGIC FOR
LOW-POWER AND ENERGY-EFFICIENT IOT EDGE COMPUTING
The growing data-intensive applications that run on IoT edge devices require
the circuit to be low-power consumption and energy-efficient for limited resources.
As conventional Complementary Metal-Oxide-Semiconductor (CMOS) scales down
to the nanometer technology node, it reaches its limits, such as leakage and power
consumption. Adiabatic logic and approximate computing are emerging techniques
for the low-power circuit. Adiabatic logic can recycle energy which is a promising
solution for building energy-efficient circuits. However, the power clock scheme and
dual-rail structure of adiabatic logic increase the overall area. Power consumption is
further reduced by applying approximate computing while reducing the complexity
and size of the circuit.
Therefore, to investigate the benefits of approximate computing combined with
adiabatic logic, we propose two adiabatic logic based approximate adders. The pro-
posed approximate adders use the advantage of dual-rail logic to shrink the overall
size and reduce energy consumption. The two proposed designs are True Sum Ap-
proximate Adder (TSAA) and True Carry-out Approximate Adder (TCAA). TSAA
approximates the Carryout based on the accurate Sum, and TCAA approximates the
Sum based on the precise Carryout.
We performed simulations using 45nm technology in Cadence Spectre. Compar-
ing with CMOS based accurate mirror adder (AMA) at 100 MHz, a power-saving of
83.26% and energy saving of 66.54% in PFAL based TSAA (PFAL: Positive Feedback
Adiabatic Logic) is achieved. Further, we achieved a power saving of 87.22% and an
energy saving of 74.43% in PFAL based TCAA compared to CMOS based accurate
mirror adder (AMA). It is illustrated that PFAL based TCAA consumes 24.0% less
power and energy per cycle compared to PFAL based TSAA.
Further, we have proposed the True Sum Approximate Adder (TSAA) and the
True Carry-out Approximate Adder (TCAA) that are energy-efficient and secured
against DPA attacks. At 12.5 MHz operating frequency and 45 nm technology node,
the DPA-resistant adiabatic TSAA and TCAA achieved power savings of 95.4% and
95.48%, energy savings of 90.80%, and 90.96% in comparison with the standard
CMOS AMA.
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Internet of Things (IoT) is the connected device that exchanges data through a
network for intelligent applications. IoT devices are highly integrated with our daily
lives, such as smart homes, smart cities, and health care, which gives us the benefit
of monitoring, predicting, and controlling the environment around us. Those devices
includes sensors (optical, thermal and moisture, etc) for industry or home, wearable
devices, smartphone, radio frequency identification (RFID) [4] [5] [6]. IoT devices
collect data and sent it to the cloud for further process. However, the rapid growth
of the IoT market puts more pressure on the network infrastructure as the data
generated by numerous IoT edge devices. As a prediction, the number of IoT devices
will exceed 28 billion by the year 2022, and 75.44 billion by 2025 [7] [8]. Therefore,
there is a need to design a new paradigm for handling the tremendous amount of data
produced by IoT edge devices.
Edge computing is the emerging computing paradigm in which the computation
process occurs at the edge of the network (near or at the IoT edge devices). Edge
computing nodes are situated near the end-user. Thus, they are less affected by
network traffic and have low latency. This results in increased privacy as less sensitive
data is sent to the cloud server [5] [9]. Therefore, these features allow researchers to
1
build machine learning and deep learning with edge computing [5] [10]. However,
developing machines or deep learning at the edge will require increase computational
capability of the IoT devices and lead to a rise of power dissipation. Furthermore,
most IoT devices have limited computation and energy resources. Hence, an energy-
efficient and low-power solution is needed for IoT devices.
Figure 1.1: Combining the approximation computing and adiabatic logic (© 2021
IEEE.
The focus of this thesis is to explore the benefit of designing low-power and energy-
efficient IoT devices with approximate computing combined with adiabatic logic, as
illustrated in Fig.1.1. Approximate computing is suitable for building low-power
circuits at the cost of inexact output, perfect for the error-tolerance application run-
ning on IoT edge devices. Additionally, approximate computing reduces the circuit
complexity, which helps to reduce the overall size. Adiabatic logic is emerging for
designing low-power and energy-efficient circuits but at the cost of the increased cir-
cuit size. Adiabatic logic recovers the charge in the load capacitors efficiently through
the power clock and reuses those charges in the next clock cycle. Also, the correla-
tion between data and power consumption which helps increase the resistance to the
2
Differential Power Analysis (DPA) attack when applying adiabatic logic [3].
1.1 Contribution of Thesis
This thesis presents a low-power and energy-efficient circuit with increased resis-
tance to DPA attack by combining adiabatic logic and approximated computing. The
contribution of this thesis can be summarized as follow:
1. True Sum based adiabatic approximate adder with reduced power and energy
dissipation.
2. True Carry-out based adiabatic approximate adder with reduced power and
energy dissipation.
3. Low-power and energy-efficient adiabatic approximate adders with increase re-
sistance to DPA attack.
Two adiabatic logic-based approximate adders were proposed to illustrate the
benefits of adiabatic logic combined with approximate computing. Simulation results
indicated that adiabatic logic combined with approximate computing achieves low
power, energy-efficient, and reduced areas with increased security against Differential
Analysis attack (DPA).
1.2 Outline of Thesis
This thesis s organized as follows: Chapter 2 presents the background of adiabatic
logic, approximate computing, and DPA attack. Chapter 3 introduces the adiabatic-
based approximate adder. Then Chapter 4 explores the DPA resistance of adiabatic-
based approximate adder. Next, Chapter 5 concludes the thesis.
3
The work presented in Chapter 3 and some portion of Chapter 1 and 2 were
previously published in [11] “W. Yang and H. Thapliyal, Low-Power and Energy-
Efficient Full Adders With Approximate Adiabatic Logic for Edge Computing,” 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI)© 2020 IEEE”. The
work published in Chapter 4 and some portion of Chapter 1 and 2 were previously
published in [12] “W. Yang and H. Thapliyal, Approximate Adiabatic Logic for Low-





This chapter will cover required background information needed to understand
the successive chapters. The main focus will be on adiabatic logic, approximate
computing and Differential Power Analysis (DPA) attack.
2.1 Approximate Computing
Approximate computing is a novel technology for designing low-power circuits with
reduced accuracy as a trade-off. Inexact data leads the applications to fail or produce
lower-quality outputs. However, most multimedia applications, such as audio, video,
graphics, and wireless communications, have intrinsic tolerance to the inexact data.
Additionally, the final outputs are interpreted by human senses which the slight dif-
ference of the quality is not noticeable. Therefore, the researcher utilized the feature
to design the circuit with an acceptable error rate to reduce power dissipation [2].
In the range of acceptable quality, approximation computing reduces the power
consumption with reduced quality output, as illustrated in Fig.2.1. Furthermore,
approximate computing can be implemented in other stages: approximate systems,





Figure 2.1: Power dissipation with respect to error rate
Conventional CMOS Mirror Adder (MA) is well known for its symmetrical prop-
erty for equal fall time and rise time and inversion properties to reduce the critical
path. The general schematic of MA has illustrated in Fig. 2.2. In [2], approximates
are designed with approximated Carry-out (Cout) and approximated Sum (Sum) or
just approximated Sum. Fig. 2.3 presents the approximation on the circuity of com-
plementary output of the Carry-out (Cout). The Cout circuitry is approximated by
removing three transistors which results in 1 error output among 8 possible outputs.
As a comparison, the approximated circuit has less power and reduced area than the
accuracy circuit due to fewer transistors in the circuit. Additionally, power is further












































Figure 2.3: Approximated complementary output of Cout based on the mirror adder
design [2]
2.2 Adiabatic Logic
Adiabatic logic is a promising low-power design technique to design low-power and
energy-efficient circuits. Fig.2.4 shows the adiabatic charging/discharging of the load
capacitor, where the F is the function block of the circuit, and F is the compliment















Figure 2.4: Operation of Adiabatic Logic
Adiabatic logic recycles the charges at load capacitance to the power clock instead
of the GND, reducing the overall energy dissipation of the circuit. Additionally, the
slow rising/falling clock can work as a constant current source, a primary requirement
in adiabatic logic to minimize the loss due to the potential difference between source
and drain. Therefore, the waveform of the power clock is in the form of trapezoidal,
7
triangular, or sinusoidal. Fig.2.5 shows the trapezoidal waveform, which is used in
this thesis. The trapezoidal waveform has 4-phases which are waiting phase (W) stays
at logic ”0”, evaluating phase (E) slowly ramp up to logic ”1”, the holding phase (H)












Figure 2.5: Trapezoidal waveform of power clock (PC) and dual inputs
The energy dissipated in an adiabatic circuit when considering the charge is sup-





Where Vdd is the full swing of the power clock, R is the parasitic resistance of
the transistor, C is the load capacitance, and T is the transition period for charg-
ing/discharging time of the capacitor [14]. The energy loss in conventional CMOS is
given by ECMOS =
1
2
CV 2dd, it’s possible for the adiabatic logic has less energy dissi-
pation than the conventional CMOS circuit when T >> 2RC (refer to equation 2.1).
Hence, the operational frequency of adiabatic logic should be restricted to kHz to a
few MHz to minimize the energy loss. Additionally, the designer should minimize all
the energy losses, such as adiabatic loss, non-adiabatic loss, and leakage, for designing
an energy-efficient circuit [15] [16].
8
2.2.1 Adiabatic loss
The switch model of adiabatic loss is illustrated in Fig.2.6(a). Adiabatic loss occurs
when charging and discharging the load capacitance through the PMOS transistor







Where Vdd is the full swing of the power clock, Ron is the ON-resistance of the
channel, and CL is the load capacitance, T is the transition period. From equation
2.2, the adiabatic loss can be minimized when choosing proper technology node and

















Figure 2.6: Switch model for illustrating the energy losses (a) adiabatic loss (b) non-
adiabatic loss
2.2.2 Non-adiabatic loss
The switch model of non-adiabatic loss is illustrated in Fig.2.6(b). Non-adiabatic
occurs when the voltage difference between two nodes of the switch is not neglectable






(V1 − V2)2 (2.3)
Where V1 and V2 are the voltages at the two nodes just before the switch is turned
on, and C1 and C2 are the capacitance of the two nodes connected to the switch.
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From equation 2.3, the adiabatic loss is independent of the operational frequency.
Therefore, the non-adiabatic loss is much higher than adiabatic loss when the circuit
operates at low-frequency [17]. Additionally, the power clock needs to slowly rise to
logic ”1” and fall to logic ”0” for reducing the potential difference between source
and drain (Vds ≈ 0V ) of the PMOS transistor. Therefore, the non-adiabatic loss can
be eliminated if the transistor is turned ON when there is no potential difference








Figure 2.7: Residual charges at the output node
However, the output node can only be discharged to the threshold voltage (Vthp)
of the PMOS transistor, leading to a residual voltage at the output node, which
is illustrated as Fig.2.7. Since the PMOS is turned OFF when the voltage of the
power clock is less than the threshold voltage of the PMOS during discharging phase,
the output node can’t be fully discharged. Therefore, the residual charge leads to
a potential difference between the two nodes. Hence, the equation 2.4 describes the






2.2.3 Adiabatic leakage loss
As the CMOS technology reduces to sub-nano technology nodes, the energy loss








Figure 2.8: Loss mechanisms in adiabatic logic
dissipation. The current flows from the voltage supply to the ground during each
evaluating phase in adiabatic logic. Additionally, leakage current leads to energy
loss, and those energies cannot be recovered during the recovering phase. Therefore,
the energy loss due to leakage current is proportional to the leakage current and
operational frequency. The energy dissipation due to leakage is given by [15],




Where VDD is the full swing of the voltage supply, f is the frequency of oper-
ation, and Ileak is the leakage current. From equation 2.5, the energy dissipation
due to leakage current can be reduced by increasing the operating frequency. How-
ever, the Eadaibatic is a positive proportion to the frequency, which leads to increased
energy dissipation. Hence, frequency of operation is the key to energy loss in the
adiabatic circuit. Fig.2.8 shows the three-loss mechanisms with respect to frequency,
and the adiabatic circuit can be made energy-efficient by selecting proper operational
frequency.
11
2.3 Correlation Power Analysis Attack
Side-channel attacks can reveal the secret key based on the information obtained
from the cryptographic hardware. Side-channel attacks include power attacks, timing
attacks, and electromagnetic attacks, etc. Further, the power analysis attack can be
classified as Simple Power Analysis (SPA), Differential Power Analysis (DPA), and
Correlation Power Analysis (CPA). SPA: an attacker directly observes a device’s
power consumption to determine the key of the cryptographic algorithm being used.
DPA: a type of side-channel attack that can reveal a cryptographic device’s secret
key by statistically analyzing the correlation between the processed data and the
power traces. CPA: the enhancement of DPA, which derives the correct key by using
the correlation coefficient of statistics between the power traces and the values of
the intermediate result of the key guess. These attacks are used in conjunction with
hypothetical power models to reveal the secret key [18] [19] [20].
2.3.1 Differential Power Analysis Process
DPA attack finds the correlation between power dissipation and input plain text
by measuring the power consumption while the cryptographic device performs the
encryption. As the device computes the ciphertext, the power dissipation varies based
on the change of state of the CMOS transistor, reflecting the circuit calculation. The
power dissipation can be measured with a proper device, such as a digital sampling
oscilloscope. Finally, the secret key can be revealed using statistical methods with
those power traces and uniform plain texts. Substitution box (S-box) is an essential
component of symmetric key algorithms commonly used in data encryption standard
(DES) algorithm and advanced encryption standard algorithm (AES). Hence, the
DPA attack on an S-box is used as a model to illustrate the DPA attack’s main steps.
DPA attack process is explained briefly as follows:
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1. Adversary prepares expected intermediate output I with a set of plain text P
and a set of hypothesis key Q. Let Pi represents the i
th element in the set of
plain text P and Qk represents the k
th element in the set of hypothesis key Q.
The plain text is XORed secret key during each run of encryption, then pass to
S-box to generate the intermediate output. Hence, the expected intermediate
output I is compute with equation 2.6.
In(i,k) = SBox(Pi,n ⊕Kk,n) (2.6)
Where the S-box performs substitution algorithm (SBox(x, y)) on the XORed
value, the n denotes the nth byte of P or Q [21].
2. Adversary measures the power consumption for each run with proper equipment
like an oscilloscope. To obtain the current trace, the adversary measures the
voltage across the resistor, placed in a series of the device’s ground lines. The
captured current trace is further sampled Mi,t and corresponds to a particle
input plain text Pi, where t denotes the t
th element of the samples [21]. This
current trace is presented by M matrix as illustrated in Fig.2.9.
3. After collecting data from the targeted device, a power model is created with
the measured current traces. The power model keeps track of the transitions
for each current trace. The transitions are categorized into two sets based on
the power consumption. The ”0” to ”1” and ”1” to ”0” transitions are in the
set of higher power dissipation, and ”0” to ”0” and ”1” to ”1” transitions are
in the set of lower power dissipation. In general, hamming distance model is
used for the power model. This model is illustrated by H matrix as shown in
Fig.2.9.
















Figure 2.9: Correlation Matrix
with each column power consumption model H. Each column of M matrix
represents the power consumption of a hypothesis key, and each column of
H matrix represents the value of the current trace at a specific time. The
correlation equation for find n correct key is given by equation 2.7.
rk,t =
∑C
c=1(hc,k − hk) · (mc,t −mt)√∑C




Where hi and mi denotes the average values of the columns of hi and mj re-
spectively, C is the total number of record current traces. After performing a
correlation calculation, the entry with maximal value in the correlation matrix





Adiabatic logic families are promising for designing energy-efficient circuits at the cost
of an increase in area. Most adiabatic logic families, like Postie Feedback Adiabatic
Logic (PFAL), are dual-rail in nature, which suffers doubling the size compared to
conventional CMOS design. PFAL based full adder has 34 transistors in total, which
has 10 more transistors compared to the Conventional COMS Mirror Adder (CMOS
MA) (From Table 3.6). Additionally, Adiabatic logic needs extra buffers to ensure























Figure 3.1: 2-bits ripple carry adder
When applying adiabatic logic, the circuit area is nearly double compared to
the traditional CMOS design. Therefore, we could apply approximate computing
to simplify the circuit and reduce the drawback of doubling the size when applying
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adiabatic logic. Additionally, the proposed design illustrated that using approximate
computing with adiabatic logic can produce low-power, energy-efficient, and reduced
area circuits.
Material from this chapter was previously published in [12] as “W. Yang and H.
Thapliyal, Low-Power and Energy-Efficient Full Adders With Approximate Adiabatic
Logic for Edge Computing,” 2020 IEEE Computer Society Annual Symposium on
VLSI (ISVLSI) © 2020 IEEE”.
3.1 PFAL based Approximate Adder
We observe that the dual-rail property of the adiabatic logic can be used for ap-
proximating the sum or the carry-out output in the full adder to design low-power








Figure 3.2: General schematic of PFAL (© 2020 IEEE).
Fig.3.2 shows the general schematic of PFAL, where block F and block F are the
function blocks that generate the Output and Output, respectively [15]. By applying
the approximation to the PFAL circuit to approximate the output F1(x, y) based on
the complementary of the other output F2(x, y). Further, the full adder is the fun-
damental component of the digital signal processor, which is the backbone of many
16
multimedia applications. Therefore, we can design full adders use the complement
output to approximate Sum or Carry-out output to shrink the overall size and re-
duce power and energy consumption. We can develop 1-bit approximate adiabatic
logic adder as True Sum Approximate Adder (TSAA) based on equation (3.1) and
True Carry-out Approximate Adder (TCAA) based on equation (3.2) to explore the
combined benefit. TSAA is approximating the Cout based on the accurate Sum, and
similarly, TCAA is approximating the Sum based on the accurate Cout.
F = Sum
F = Sum = Cout
(3.1)
F = Cout
F = Cout = Sum
(3.2)
3.1.1 True Sum Based Adder
The proposed True Sum Approximate Adder (TSAA) is implemented in Positive
Feedback Adiabatic Logic (PFAL). The PFAL based schematic of TSAA is shown in
Fig 3.3. The Table 3.1 shows the truth table of the TSAA, the Cout is the complement
of the Sum with only 2 different outputs, which occurred when both inputs are at logic
0 or logic 1 [2]. Utilizing the dual-rail property of the adiabatic logic, we can assign
the CoutTSAA with the output of SumTSAA which gives us equation 3.3. Therefore,
by the novel use of dual-rail logic in adiabatic circuits, we have eliminated the need
for a separate circuit to compute Cout and Cout.





























Figure 3.3: True Sum Approximate Adder Designed With PFAL (© 2020 IEEE).
Table 3.1: Truth table for Approximate Adders (difference between accurate outputs
and approximate outputs are circled) (© 2020 IEEE)
Inputs Accurate TSAA TCAA
X Y Z Sum Cout Sum Cout Sum Cout
0 0 0 0 0 0 1 1 0
0 0 1 1 0 1 0 1 0
0 1 0 1 0 1 0 1 0
0 1 1 0 1 0 1 0 1
1 0 0 1 0 1 0 1 0
1 0 1 0 1 0 1 0 1
1 1 0 0 1 0 1 0 1
1 1 1 1 1 1 0 0 1
3.1.2 True Carry-Out Approximate Adder (TCAA)
The schematic of the proposed True Carry-out Approximate Adder (TCAA) is shown
in Fig 3.4. The TCAA generates the correct Cout instead of Sum, and therefore the
SumTSAA is assigned as CoutTCAA. The boolean equation of CoutTCAA is derived
from Table 3.1 and is shown in equation 3.4. As the SumTSAA is assigned as the
CoutTCAA, it removes the need for a separate PFAL block to generate the Sum output.
Thus, the proposed circuit optimizes the power consumption and the area (number
of transistors).
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Figure 3.4: True Carryout Approximate Adder Designed With PFAL (© 2020 IEEE).
3.2 Simulation Results and Discussion
In this paper, PFAL based TSAA, PFAL based TCAA, CMOS based AMA [1], and
CMOS based approximate mirror adders [2] are used for comparison. We have stud-
ied the proposed designs and compared them with the CMOS based accurate and
approximate adder by frequency sweep from 1 MHz to 100 MHz. In addition, we
performed simulations using 45nm technology in Cadence Spectre. Table 3.2 and
Table 3.3 present the power consumption and energy consumption, respectively, at
10 fF by varying the frequency. The PFAL based TSAA has a lower power and
energy consumption compared to the standard CMOS based AMA [1] and the four
CMOS based approximate mirror adders proposed in [2] (CMOS Apx1, CMOS Apx2,
CMOS Apx3 and CMOS Apx4). At 100 MHz, the PFAL based TSAA achieves power
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and energy savings of 83.26% and 66.54%, respectively, compared to standard CMOS
based AMA.
The PFAL based TCAA has the lowest power and energy consumption and ob-
tains more power-saving and energy saving compared to standard CMOS based AMA
and the four CMOS based approximate mirror adders proposed in [2](CMOS Apx1,
CMOS Apx2, CMOS Apx3 and CMOS Apx4). Compared to the CMOS based AMA,
the PFAL based TCAA yields power and energy savings of 87.22% and 74.43%, re-
spectively, at 100 MHz. Further, from Tables 3.2 and 3.3, we conclude that the PFAL
based TCAA obtains more power and energy savings than the PFAL based TSAA.
At 100 MHz, the PFLA based TCAA has 23.63% less power consumption and 23.59%
less energy consumption than the PFAL based TSAA.
Table 3.2: Power Consumption (nW) of PFAL based TSAA and CMOS based adders
at different frequencies (© 2020 IEEE).
1 MHz 10 MHz 50 MHz 100 MHz
CMOS AMA [1] 25.46 222.1 786.8 1492
CMOS Apx1 [2] 17.98 163.6 560.0 978.4
CMOS Apx2 [2] 17.13 166.0 760.2 1289
CMOS Apx3 [2] 11.39 111.3 557.9 1116
CMOS Apx4 [2] 15.12 139.7 591.4 1142
Proposed PFAL TSAA 0.073 3.6 71.72 249.7
Proposed PFAL TCAA 0.043 2.589 54.10 190.7
Table 3.3: Energy Consumption (fJ) of PFAL based TSAA and CMOS based adders
at different frequencies (© 2020 IEEE).
1 MHz 10 MHz 50 MHz 100 MHz
CMOS AMA [1] 101.8 88.83 62.94 59.68
CMOS Apx1 [2] 71.93 65.43 44.8 39.13
CMOS Apx2 [2] 68.52 66.4 60.82 51.54
CMOS Apx3 [2] 45.56 44.52 44.64 44.66
CMOS Apx4 [2] 60.46 55.89 47.32 45.68
Proposed PFAL TSAA 0.585 2.88 11.48 19.97
Proposed PFAL TCAA 0.347 2.072 8.656 15.26
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3.2.1 TSAA and TCAA with Different Load Capacitance
To evaluate the drive strengths of the proposed adiabatic approximate adders, we have
performed more simulations by varying the load capacitance at 100MHz. Fig. 3.5 and
Fig. 3.6 show that PFAL based TCAA obtains more power and energy savings than
PFAL based TSAA. Further, PFAL based TCAA and PFAL based TSAA are less
sensitive to the change of load capacitance compared to the CMOS AMA. Table 3.4
and Table 3.5 present the comparison results of the PFAL based TSAA and TCAA
in terms of power dissipation and energy dissipation per cycle.
At 20fF load capacitance, the power consumption of PFAL based TSAA is 817.5nW,
and the power consumption of PFAL based TCAA is 620.7nW. Further, the energy
per cycle consumption of PFAL based TSAA is 65.4fJ, and the energy per cycle con-
sumption of PFAL based TSAA PFAL based TCAA is 49.66fJ. Additionally, PFAL
based TCAA consumes 24.0% less power and energy per cycle compared to PFAL
based TSAA. However, the proposed designs have a higher decline rate in energy
savings compared to power saving.
Table 3.4: Power Consumption (nW) of CMOS AMA, PFAL based TSAA and PFAL
based TCAA with different load capacitance (© 2020 IEEE).
0fF 5fF 10fF 15fF 20fF
CMOS AMA [1] 220.1 866.2 1492 2119 2745
Proposed PFAL TSAA 8.454 84.28 249.7 498.6 817.5
Proposed PFAL TCAA 5.368 62.87 190.7 387.1 620.7
Table 3.5: Energy Per Cycle (fJ/Cycle) of CMOS AMA, PFAL based TSAA and
PFAL based TCAA with different capacitance loads (© 2020 IEEE).
0fF 5fF 10fF 15fF 20fF
CMOS AMA [1] 8.804 34.65 59.68 84.75 109.8
Proposed PFAL TSAA 0.6763 6.743 19.97 39.89 65.4
Proposed PFAL TCAA 0.4294 5.029 15.26 30.25 49.66
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Figure 3.5: Power Consumption (W) of PFAL based TSAA, PFAL based TCAA and
CMOS AMA (© 2020 IEEE)
Figure 3.6: Energy Consumption (J/Cycle) of PFAL based TSAA, PFAL based
TCAA and CMOS AMA (© 2020 IEEE).
3.2.2 Transistor Count
Table 3.6 shows the transistor count of the conventional CMOS based accurate mirror
adder (AMA) [1], CMOS based approximate mirror adders [2], and PFAL based
TSAA and TCAA. From Table 3.6, PFAL based TSAA has fewer transistors than
the CMOS based AMA and PFAL based TCAA has nearly 50% fewer transistors
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compared to the CMOS based AMA.
Table 3.6: Transistors Count in TSAA, TCAA and CMOS Based Adders (© 2020
IEEE).
PMOS NMOS Total
CMOS AMA [1] 12 12 24
CMOSapx1 [2] 8 8 16
CMOSapx2 [2] 7 7 14
CMOSapx3 [2] 6 5 11
CMOSapx4 [2] 5 6 11
Proposed PFAL TSAA 2 18 20
Proposed PFAL TCAA 2 12 14
3.3 Summary
In this chapter, we have investigated and demonstrated that the combination of adi-
abatic logic and approximate computing could produce low-power design solutions
for edge computing. Two novel adiabatic approximate adders are proposed using
the novel application of the dual-rail property of adiabatic logic. The results show
a significant decrease in power and energy consumption in the adiabatic logic based
approximate adders compared to the conventional CMOS design. Furthermore, pro-
posed designs are less sensitive to the load capacitance when compared to the tradi-
tional CMOS adder. Finally, the approximation on the dual-rail property allows the
proposed designs to have less device count (number of the transistor) compared to
the conventional CMOS and reduce the drawback of doubling the area when apply-
ing adiabatic logic. Thus, it is concluded that the proposed adiabatic True Carry-out
Approximate Adder (TCAA) is better than the proposed adiabatic True Sum Ap-





Approximate computing is promising for error-tolerant apps that run on IoT edge
devices. However, the cybersecurity solutions are not yet fully addressed [22,23]. For
example, in [22], the author pointed out that an approximate adder has a positive
correlation between output and power consumption, which increases as the error rate
increases. Additionally, Adversaries could launch several attacks on the approximate
circuits, such as side-channel attack and reverse engineering [23,24].
Energy-Efficient Secure Positive Feedback Adiabatic Logic (EE-SPFAL) is one of
the adiabatic logic that is secured against side-channel attack [3]. Therefore, the
hardware will have increased security by applying EE-SPFAL. In this chapter, we
will demonstrate that by using approximate computation with adiabatic logic, it
is possible to generate energy-efficient, low-power, and reduced area circuits with
enhanced security (Figure 1.1). Furthermore, the benefits will illustrate with the
case study of a full adder that the approximation computing can provide resistance
against side-channel attacks such as Differential Power Analysis (DPA) attacks when
implemented with adiabatic logic.
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Material from this chapter was previously published in [12] “W. Yang and H.
Thapliyal, Approximate Adiabatic Logic for Low-Power and Secure Edge Comput-
ing,” in IEEE Consumer Electronics Magazine © 2021 IEEE”.
4.1 EE-SPFAL based Approximate Adders
Energy-Efficient Secure Positive Feedback Adiabatic Logic (EE-SPFAL) [3] is an adi-
abatic logic family which is suitable to design low-power and secured adiabatic circuit.
EE-SPFAL has uniform power consumption and is secure against Differential Power
Analysis (DPA) based attacks. A general schematic of EE-SPFAL is shown in Fig.4.1,
the block F and block F generate the Output and Output, respectively. Therefore,
to minimize the total size and decrease power and energy consumption, the two pro-
posed adders use the complementary output to approximate Sum or Carry-out out-
puts. Hence, the two approximate adders namely the True Sum Approximate Adder
(TSAA) based on equation 3.1 and True Carry-out Approximate Adder (TCAA)






Figure 4.1: General schematic of EE-SPFAL [3] (© 2021 IEEE).
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4.1.1 True Sum Approximate Adder (TSAA)
The schematic of TSAA based on EE-SPFAL is shown in Fig.4.2 where Cout is the
Sum complement. We have used the dual-rail property of the adiabatic logic to
develop Cout as the complement of the Sum (Equation 4.1). We, therefore, removed
the need for a separate circuit to compute Cout and Cout.
Sum
TSAA
























Figure 4.2: EE-SPFAL based True Sum Approximate Adder (© 2021 IEEE).
4.1.2 True Carry-Out Approximate Adder (TCAA)
The schematic of TCAA based on EE-SPFAL is shown in Fig.4.3. In TCAA, the
Sum
TSAA
is computed as Cout
TCAA
(Equation 4.2). We, therefore, removed the need

























Figure 4.3: EE-SPFAL based True Carryout Approximate Adder(© 2021 IEEE).
4.2 Simulation Results and Discussion
For comparison purposes, this section uses EE-SPFAL-based TSAA and TCAA,
CMOS-based Accurate Mirror Adder (AMA) [1] and CMOS-based approximate mir-
ror adders [2]. The proposed designs are evaluated in terms of power, energy, area,
and security against Differential Power Analysis (DPA) attacks. The simulations are
performed with 45 nm technology. The width of PMOS is used as 240 nm, and the
width of NMOS is used as 120 nm for CMOS simulation. The width of PMOS as 360
nm and the width of NMOS as 120 nm are used for EE-SPFAL simulation.
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4.2.1 Simulations with Different Frequencies
We use the trapezoid waveform for the all inputs to simulate the circuit. The power
consumption and energy consumption per cycle by varying the frequency at 10 fF are
shown in Table 4.1 and Table 4.2, respectively. The four CMOS based approximate
adders presented in [2] are represented as CMOS Apx1, CMOS Apx2, CMOS Apx3
and CMOS Apx4 in Table 4.1 and Table 4.2.
As the results in Table 4.1 and Table 4.2 show that EE-SPFAL based TCAA has
the lowest power and energy consumption in comparison with the EE-SPFAL based
TSAA, CMOS based AMA [1] and the CMOS based approximate mirror adders [2].
Furthermore, the EE-SPFAL based TCAA is more power and energy-efficient than
the EE-SPFAL based TSAA. Compared to the standard CMOS based AMA, the
EE-SPFAL based TSAA achieves 95.40% power-saving and 90.80% energy savings
at 12.5 MHz. Additionally, compared to the standard CMOS based AMA, the EE-
SPFAL based TCAA achieves 95.48% power-saving and 90.96% energy savings. In
comparison, EE-SPFAL based TCAA based yields more power and energy savings at
a higher frequency than EE-SPFAL based TSAA.
Table 4.1: Power consumption (nW) of EE-SPFAL based proposed designs and CMOS
based adders at different frequencies (© 2021 IEEE).
Frequency (MHz) 1 12.5 25 50
CMOS AMA [1] 25.46 273.2 440.5 786.8
CMOS Apx1 [2] 17.98 201.0 344.0 559.8
CMOS Apx2 [2] 17.16 207.8 415.2 762.1
CMOS Apx3 [2] 11.39 138.9 278.3 557.5
CMOS Apx4 [2] 15.12 171.2 313.6 591.7
EE-SPAL TSAA 0.539 12.57 33.28 88.97
EE-SPAL TCAA 0.542 12.35 32.54 86.83
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Table 4.2: Energy Per Cycle (fJ/Cycle) of EE-SPFAL based proposed designs and
CMOS based adders at different frequencies (© 2021 IEEE).
Frequency (MHz) 1 12.5 25 50
CMOS AMA [1] 12.73 10.93 8.810 7.868
CMOS Apx1 [2] 8.991 8.043 6.880 5.598
CMOS Apx2 [2] 8.581 8.313 8.304 7.621
CMOS Apx3 [2] 5.695 5.558 5.566 5.575
CMOS Apx4 [2] 7.558 6.846 6.273 5.916
EE-SPFAL TSAA 0.539 1.006 1.331 1.780
EE-SPFAL TCAA 0.541 0.988 1.301 1.736
4.2.2 Simulations with Different Load Capacitance
We conducted further simulations to test the drive strengths of the suggested adiabatic
approximate adders by adjusting the load capacitance at 12.5 MHz. Fig.4.4 and
Fig.4.5 show that EE-SPFAL based TCAA is more power and energy efficient than
EE-SPFAL based TSAA. Table 4.3 and Table 4.4 present the power and energy
comparison results of the EE-SPFAL based TSAA and EE-SPFAL based TCAA.
The power consumption is 21.1 nW, and 20.62 nW for EE-SPFAL based TSAA and
EE-SPFAL based TCAA with a 15 fF load capacitance. Also, EE-SPFAL based
TSAA and EE-SPFAL based TCAA with a load capacitance of 15 fF has energy per
cycle of 1.689 fJ/cycle and 1.649 fJ/cycle, respectively. The simulation validated that
the EE-SPFAL based TCAA is less sensitive to the load capacitance changes compare
to EE-SPFAL based TSAA.
Table 4.3: Power consumption (nW) of CMOS AMA, EE-SPFAL based TSAA and
EE-SPFAL based TCAA with different load capacitance (© 2021 IEEE).
Load Capacitance (fF) 5 10 15
CMOS AMA [1] 153.8 273.2 362.5
EE-SPFAL TSAA 5.918 12.57 21.10
EE-SPFAL TCAA 5.916 12.35 20.62
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Table 4.4: Energy Per Cycle (fJ/Cycle) of CMOS AMA, EE-SPFAL based TSAA
and EE-SPFAL based TCAA with different capacitance loads (© 2021 IEEE).
Load Capacitance (fF) 5 10 15
CMOS AMA [1] 6.15 10.93 14.50
EE-SPFAL TSAA 0.473 1.006 1.689
EE-SPFAL TCAA 0.473 0.988 1.649
Figure 4.4: Power Consumption (nW) of EE-SPFAL based TSAA, EE-SPFAL based
TCAA and CMOS AMA (© 2021 IEEE)
Figure 4.5: Energy Consumption (fJ/Cycle) of EE-SPFAL based TSAA, EE-SPFAL
based TCAA and CMOS AMA (© 2021 IEEE).
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4.2.3 Evaluation in Number of Transistors
The transistor count of the traditional CMOS-based accurate mirror adder (AMA)
[1], CMOS-based approximate mirror adders [2], EE-SPFAL-based TSAA, and EE-
SPFAL-based TCAA is shown in the Table 4.5. From Table 4.5, both proposed designs
have less transistor than CMOS based AMA. EE-SPFAL based TSAA has 33% fewer
transistors, and EE-SPFAL based TCAA has 41.7% fewer transistors compared to
CMOS AMA.
Table 4.5: Transistors count in EE-SPFAL based TSAA, TCAA and CMOS based
adders (© 2021 IEEE).
PMOS NMOS Total
CMOS AMA [1] 12 12 24
CMOSapx1 [2] 8 8 16
CMOSapx2 [2] 7 7 14
CMOSapx3 [2] 6 5 11
CMOSapx4 [2] 5 6 11
EE-SPFAL TSAA 2 14 16
EE-SPFAL TCAA 2 12 14
4.2.4 Mean Error Distance
In this section, we are presenting the accuracy of both proposed adders. The Mean
Error Distance (MED) is the metric to determine the accuracy of the approximate
circuits. The accuracy is inversely proportional to the MED value. The smaller the
MED value, the better is the accuracy of the approximate circuit. The MED values
are computed with equation 4.3; where Error Distance (ED) is the difference between
the exact output and the approximate output for a given input, P is the probability
of the ED, n is the number of bit of the adder.
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EDsn ∗ P (EDsn)
(4.3)
Table 4.6 presents the MED value of approximate adders. The MED value of
EE-SPFAL based 4-bit TCAA is 3.617, which is the 2nd lowest value. However, the
MED value of EE-SPFAL based 4 bits TSAA is 5.515, which is the highest value
among all approximate adders. We can conclude that the EE-SPFAL based TCAA
has better accuracy than EE-SPFAL based TSAA.
Table 4.6: MED value of EE-SPFAL based TSAA, TCAA and CMOS based approx-
imate adders (© 2021 IEEE).
1 bit adder 4 bit adder
CMOSapx1 [2] 0.250 2.719
CMOSapx2 [2] 0.250 3.617
CMOSapx3 [2] 0.500 4.426
CMOSapx4 [2] 0.375 5.000
EE-SPFAL TSAA 0.500 5.515
EE-SPFAL TCAA 0.250 3.617
4.2.5 Resistance Against Differential Power Analysis Attack
We present the simulation results of the EE-SPFAL based TCAA and TSAA to
evaluate their resistance against DPA attack. Simulations were performed at 45 nm
technology node with the load capacitance of 10 fF. Figure 4.6 shows the uniform
current profile of the EE-SPFAL based TCAA and TSAA adders.
For determining the ability of the TCAA and TSAA to resist the DPA attack,
two parameters are calculated for all possible input combinations. The first param-
eter is the Normalized Energy Deviation (NED), which is the percentage difference
between the minimum and maximum energy consumption. The second parameter is
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Current Plot of TSAA















Current Plot of TCAA
Figure 4.6: Current waveform of TSAA and TCAA (© 2021 IEEE).
Normalized Standard Deviation (NSD) which is the energy consumption variation.
The formulas to calculate NED and NSD are listed in equation 4.4; σE is the standard








Table 4.7 presents the NED and NSD values of the TCAA and TSAA. The EE-
SPFAL based TSAA has a lower NED and NSD value which indicates EE-SPFAL
based TSAA has more balanced energy consumption and is more secure than EE-
SPFAL based TCAA. The larger NED and NSD value of EE-SPFAL based TCAA
is due to the variation of intrinsic capacitance when different inputs are given. We
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found out that increasing the load capacitance of EE-SPFAL based TCAA improves
the NED and NSD value. However, the NED and NSD value of EE-SPFAL based
TCAA is more than 30 times higher than EE-SPFAL based TSAA.
Table 4.7: Normalized energy deviation and normalized standard deviation of TSAA




NED (%) 11.83 0.275
NSD (%) 3.660 0.102
4.3 Summary
In this chapter, we illustrated that low-power and secure solutions for edge comput-
ing could be developed by the hybridization of approximate computing and adiabatic
logic. Based on dual-rail adiabatic logic, two novel adiabatic approximate adders are
proposed. The findings show a substantial decrease in power and energy consumption
in the approximate adders based on adiabatic logic compared to the traditional CMOS
design. Furthermore, proposed adders have uniform power consumption, which in-
creases the resistance against the DPA attack. Therefore, it is concluded that the
proposed adiabatic True Carry-out Approximate Adder (TCAA) offers more energy
and power savings, has fewer transistors and has better accuracy. However, the adi-
abatic True Sum Approximate Adder (TSAA) offers a more uniform waveform that
increases the resistance to DPA attacks.
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Chapter 5
Conclusion and Future Work
In this thesis, significant contributions are made towards approximation computing
in adiabatic logic to offers low-power and energy-efficient solutions with enhanced
security.
The first contribution is the proposal of two novel approximated adiabatic adders.
The Positive Feedback Adiabatic Logic (PFAL) based approximate adder has a signif-
icant decrease in power and energy consumption compared to the traditional CMOS
design. Further, PFAL based approximate adders have less transistor when compare
to CMOS AMA and reduce the drawback of doubling the number of transistors when
applying adiabatic logic. The second contribution is the proposal of approximate
adiabatic logic with enhanced security. The Energy-Efficient Secure Positive Feed-
back Adiabatic Logic (EE-SPFAL) based approximate adders have uniform power
consumption, which increases the resistance against the DPA attack.
Furthermore, EE-SPFAL adders have a substantial decrease in power and energy
consumption compared to conventional CMOS design. Therefore, it is concluded the
adiabatic True Carry-out Approximate Adder (TCAA) offers more saving in power
and energy. In contrast, the EE-SPFAL based True Sum Approximate Adder (TSAA)
shows a more uniform waveform.
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The designs proposed in this thesis provide a possible path for future work. One
such direction would be designing adiabatic logic-based approximate compressors and
multipliers. Another possible future work could be applying adiabatic-based approxi-
mations on emerging nanotechnology devices, like FinFET, for further saving. Addi-
tionally, the adiabatic logic-based approximations can be implemented on a spintronic
device, such as Magnetic Tunnel Junction (MTJ), for reduced leakage loss.
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